

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 03/16/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/966,889	09/28/2001	Robert A. Lester	COMP:0234 P01-3624	4331
7590 03/16/2005			EXAMINER	
Intellectual Property Administration			CLEARY, THOMAS J	
Legal Department, M/S 35 PO Box 272400 Ft. Collins, CO 80527-2400			ART UNIT	PAPER NUMBER
			2111	

Please find below and/or attached an Office communication concerning this application or proceeding.

			<u> </u>			
•		Application No.	Applicant(s)			
		09/966,889	LESTER ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Thomas J. Cleary	2111			
Period fo	The MAILING DATE of this communication ap or Reply	opears on the cover sheet with the c	correspondence address			
A SH THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPI MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a repoperiod for reply is specified above, the maximum statutory period reto reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tin ply within the statutory minimum of thirty (30) day d will apply and will expire SIX (6) MONTHS from te, cause the application to become ABANDONE	nely filed s will be considered timely. I the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 30 i	December 2004.				
2a)□	This action is FINAL . 2b)⊠ This action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-19 is/are pending in the applicatio 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) 1-19 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/	awn from consideration.				
Applicat	ion Papers					
10)⊠	The specification is objected to by the Examination The drawing(s) filed on 30 December 2004 is Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examination is objected to be added t	/are: a)⊠ accepted or b)⊡ objec e drawing(s) be held in abeyance. Se ction is required if the drawing(s) is ob	e 37 CFR 1.85(a). ejected to. See 37 CFR 1.121(d).			
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreig All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the pri application from the International Bure- See the attached detailed Office action for a list	nts have been received. nts have been received in Applicat ority documents have been receive au (PCT Rule 17.2(a)).	ion No ed in this National Stage			
2) Notice 3) Infor	et(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 er No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal R 6) Other:	/ (PTO-413) ate Patent Application (PTO-152)			

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

Office Action Summary

Part of Paper No./Mail Date 20050308

Art Unit: 2111

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 6, 12, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent Number 5,802,269 to Poisner et al. ("Poisner") and US Patent Number 6,272,601 to Nunez et al. ("Nunez").
- 3. In reference to Claim 1, Poisner teaches a system comprising: a processor (See Figure 2 Number 31); a main memory operably coupled to the processor (See Figure 2 Number 35); a cache memory operably coupled to the processor (See Figure 2 Number 39); and a bridge, which is equivalent to a host controller, coupled between the processor and the main memory (See Figure 2 Number 33); the host controller comprising: a memory controller operably coupled to the main memory (See Column 3 Lines 61-63); a processor controller operably coupled to the processor (See Column 3 Lines 64-67); and a coherency controller operably coupled to the cache memory (See Column 3 Lines 61-63). Poisner further teaches that the bridge facilitates

communications between the processor, the main memory, and the cache memory (See Column 3 Lines 59-67), and thus it inherently includes an internal bus structure configured to couple each of the memory controller, the processor controller, and the coherency controller to each other. Poisner further teaches sending transactions across the bridge (See Column 3 Lines 64-67), wherein said transactions would inherently be sent in an order, and thus the transactions are ordered transactions. Poisner does not teach that the ordered transactions each have a unique signal type, and wherein each of the individual buses comprises a unidirectional bus configured to transmit only one signal type. Nunez teaches the use of an interconnect comprised of buses that are unidirectional and that carry only one unique type of signal, namely, address or data (See Column 8 Lines 1-2). A request sent across the interconnect consists of an address signal transaction and a data signal transaction. The unique address signal transaction and unique data signal transaction would inherently be sent in an order, and thus they are ordered transactions.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner with the unidirectional interconnect buses carrying unique signals of Nunez, resulting in the invention of Claim 1, in order to improve performance by eliminating the need for buffers and tri-state drivers typically associated with bi-directional buses (See Column 8 Lines 1-4 of Nunez).

Art Unit: 2111

4. In reference to Claim 6, Poisner and Nunez teach the limitations as in Claim 1 above. Nunez further inherently teaches that the data signal corresponds to a data transaction and the address signal corresponds to an address transaction in the particular request operation.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner with the unidirectional interconnect buses carrying unique signals of Nunez, resulting in the invention of Claim 6, in order to improve performance by eliminating the need for buffers and tri-state drivers typically associated with bi-directional buses (See Column 8 Lines 1-4 of Nunez).

5. In reference to Claim 12, Poisner teaches a bridge containing first and second controllers that communicate with each other and thus inherently has an internal bus structure comprising a plurality of individual buses (See Column 3 Lines 59-67). Poisner further teaches sending transactions across the bridge (See Column 3 Lines 64-67), wherein said transactions would inherently be sent in an order, and thus the transactions are ordered transactions. Poisner does not teach that the ordered transactions each have a unique signal type, and wherein each of the individual buses comprises a unidirectional bus configured to transmit only one signal type. Nunez teaches the use of an interconnect comprised of buses that are unidirectional and that carry only one unique type of signal, namely, address or data (See Column 8 Lines 1-2). A request sent across the interconnect consists of an address signal transaction and a

Art Unit: 2111

data signal transaction. The unique address signal transaction and unique data signal transaction would inherently be sent in an order, and thus they are ordered transactions.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner with the unidirectional interconnect buses carrying unique signals of Nunez, resulting in the invention of Claim 12, in order to improve performance by eliminating the need for buffers and tri-state drivers typically associated with bi-directional buses (See Column 8 Lines 1-4 of Nunez).

6. In reference to Claim 16, Poisner and Nunez teach the limitations as in Claim 12 above. Nunez further inherently teaches that the data signal corresponds to a data transaction and the address signal corresponds to an address transaction in the particular request operation.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner with the unidirectional interconnect buses carrying unique signals of Nunez, resulting in the invention of Claim 16, in order to improve performance by eliminating the need for buffers and tri-state drivers typically associated with bi-directional buses (See Column 8 Lines 1-4 of Nunez).

7. Claims 2, 3, 4, 5, 13, 14, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner and Nunez as applied to Claims 1 and 12 above, and further

Art Unit: 2111

in view of US Patent Application Publication Number 2002/0073261 to Kosaraju ("Kosaraju").

8. In reference to Claim 2, Poisner and Nunez teach the limitations as applied to Claim 1 above. Poisner and Nunez do not teach that the plurality of individual busses is coupled only between two of the memory controller, the processor controller, and the coherency controller. Kosaraju teaches connecting devices together using a point-to-point bus in which each device is connected to only one other device (See Page 2 Paragraph 24).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 2, in order to provide an uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

9. In reference to Claim 3, Poisner, Nunez, and Kosaraju teach the limitations as in Claim 2 above. Poisner further teaches that the bridge facilitates communications between the processor and the main memory, (See Column 3 Lines 59-67), and thus it inherently includes the plurality of individual buses coupled between the memory controller and the processor controller.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-

Art Unit: 2111

point bus architecture of Kosaraju, resulting in the invention of Claim 3, in order to provide an uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

10. In reference to Claim 4, Poisner, Nunez, and Kosaraju teach the limitations as in Claim 2 above. Poisner further teaches that the bridge facilitates communications between the cache memory and the main memory, (See Column 3 Lines 59-67), and thus it inherently includes the plurality of individual buses coupled between the memory controller and the coherency controller.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 4, in order to provide an uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

11. In reference to Claim 5, Poisner, Nunez, and Kosaraju teach the limitations as in Claim 2 above. Poisner further teaches that the bridge facilitates communications between the processor and the cache memory, (See Column 3 Lines 59-67), and thus it inherently includes the plurality of individual buses coupled between the processor controller and the coherency controller.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-

Art Unit: 2111

point bus architecture of Kosaraju, resulting in the invention of Claim 2, in order to provide an uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

12. In reference to Claim 13, Poisner and Nunez teach the limitations as applied to Claim 12 above. Poisner and Nunez do not teach that each individual bus is coupled between only a first controller and a second controller. Kosaraju teaches connecting devices together using a point-to-point bus in which each device is connected to only one other device (See Page 2 Paragraph 24).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 13, in order to provide an uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

13. In reference to Claim 14, Poisner, Nunez, and Kosaraju teach the limitations as applied to Claim 13 above. Poisner further teaches that the first controller comprises a processor controller (See Column 3 Lines 64-67).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 14, in order to

Art Unit: 2111

provide an uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

14. In reference to Claim 15, Poisner, Nunez, and Kosaraju teach the limitations as applied to Claim 13 above. Poisner further teaches that the second controller comprises a memory controller (See Column 3 Lines 61-63).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez using the point-to-point bus architecture of Kosaraju, resulting in the invention of Claim 15, in order to provide an uninterrupted connection between the two devices and provide a higher bandwidth connection between the two devices (See Page 1 Paragraph 3 of Kosaraju).

- 15. Claims 7, 8, 17, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner and Nunez as applied to Claims 6 and 16 above, and further in view of US Patent Number 6,584, 031 to Hanaoka et al. ("Hanaoka").
- 16. In reference to Claim 7, Poisner and Nunez teach the limitations as applied to Claim 6 above. Poisner and Nunez do not teach that each respective signal type includes an identification tag. Hanaoka teaches the use of a header that provides an identification tag for data communicated across a serial interface (See Figure 4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the header of

Hanaoka, resulting in the invention of Claim 18, in order allow the data to be sent in a well-known packet format that can provide information to the receiver regarding the data as well as provide a cyclic redundancy check of the data to insure proper receipt (See Figure 4 of Hanaoka).

17. In reference to Claim 8, Poisner, Nunez, and Hanaoka teach the limitations as applied to Claim 7 above. Hanaoka further teaches that the identification tag comprises a source identification, a destination identification, and a priority identification, which is equivalent to a cycle identification (See Figure 4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the header of Hanaoka, resulting in the invention of Claim 18, in order allow the data to be sent in a well-known packet format that can provide information to the receiver regarding the data as well as provide a cyclic redundancy check of the data to insure proper receipt (See Figure 4 of Hanaoka).

18. In reference to Claim 17, Poisner and Nunez teach the limitations as applied to Claim 16 above. Poisner and Nunez do not teach that each signal type includes an identification tag. Hanaoka teaches the use of a header that provides an identification tag for data communicated across a serial interface (See Figure 4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the header of

Art Unit: 2111

Hanaoka, resulting in the invention of Claim 18, in order allow the data to be sent in a well-known packet format that can provide information to the receiver regarding the data as well as provide a cyclic redundancy check of the data to insure proper receipt (See Figure 4 of Hanaoka).

19. In reference to Claim 18, Poisner, Nunez, and Hanaoka teach the limitations as applied to Claim 17 above. Hanaoka further teaches that the identification tag comprises a source identification, a destination identification, and a priority identification, which is equivalent to a cycle identification (See Figure 4).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the header of Hanaoka, resulting in the invention of Claim 18, in order allow the data to be sent in a well-known packet format that can provide information to the receiver regarding the data as well as provide a cyclic redundancy check of the data to insure proper receipt (See Figure 4 of Hanaoka).

- 20. Claims 9 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner, Nunez, and Hanaoka as applied to Claims 8 and 18 above, and further in view of US Patent Number 6,130,886 to Ketseoglou et al. ("Ketseoglou").
- 21. In reference to Claim 9, Poisner, Nunez, and Hanaoka teach the limitations as applied to Claim 8 above. Poisner, Nunez, and Hanaoka do not teach that the cycle

Art Unit: 2111

identification comprises a toggle bit configured to free the cycle identification for re-use before each transaction in the request operation is complete. Ketseoglou teaches a correlative ID field that appears in signal messages until the link is dropped and can be changed during a connection, and thus enables reuse of the identification before the operation is complete (See Column 11 Lines 60-62 and Column 13 Lines 57-61).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner, Nunez, and Hanaoka with the reusable identification numbers of Ketseoglou, resulting in the invention of Claim 9, in order to allow reuse of the number before the connection is completed (See Column 13 Lines 56-61 of Ketseoglou).

22. In reference to Claim 19, Poisner, Nunez, and Hanaoka teach the limitations as applied to Claim 18 above. Poisner, Nunez, and Hanaoka do not teach that the cycle identification comprises a toggle bit configured to free the cycle identification for re-use before each transaction in the request operation is complete. Ketseoglou teaches a correlative ID field that appears in signal messages until the link is dropped and can be changed during a connection, and thus enables reuse of the identification before the operation is complete (See Column 11 Lines 60-62 and Column 13 Lines 57-61).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner, Nunez, and Hanaoka with the reusable identification numbers of Ketseoglou, resulting in the invention of Claim 19, in

Application/Control Number: 09/966,889 Page 13

Art Unit: 2111

order to allow reuse of the number before the connection is completed (See Column 13 Lines 56-61 of Ketseoglou).

- 23. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner and Nunez as applied to Claim 1 above, and further in view of US Patent Number 5,901,281 to Miyao et al. ("Miyao").
- 24. In reference to Claim 10, Poisner and Nunez teach the limitations as applied to Claim 1 above. Poisner and Nunez do not teach that the processor comprises the cache memory. Miyao teaches using a processor that has an internal cache (See Column 3 Lines 24-27).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to construct the device of Poisner and Nunez with the processor internal cache of Miyao, resulting in the invention of Claim 10, because recent microprocessors generally contain internal cache memories because of improved integration (See Column 3 Lines 24-27 of Miyao).

25. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner and Nunez as applied to Claim 1 above, and further in view of US Patent Number 6,587,930 to Deshpande et al. ("Deshpande").

internal bus structure (See Figure 6).

Art Unit: 2111

26. In reference to Claim 11, Poisner and Nunez teach the limitations as applied to Claim 1 above. Poisner and Nunez do not teach a plurality of processor buses; a plurality of processing units, wherein each processing unit is coupled to a respective one of the plurality of processor buses; and a plurality of processor controllers, each processor controller corresponding to a respective one of the plurality of processor buses, wherein the processor controllers are not directly coupled to each other via the internal bus structure. Deshpande teaches a plurality of processor buses (See Figure 4 Numbers 413 and 414); a plurality of processing units, wherein each processing unit is coupled to a respective one of the plurality of processor buses (See Figure 4 Numbers 411 and 412); a plurality of processor controllers, each processor controller corresponding to a respective one of the plurality of processor buses (See Figure 6), and wherein the processor controllers are not directly coupled to each other via the

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the device of Poisner and Nunez with the plurality of processing units, processing buses, and processing controllers of Deshpande, resulting in the invention of Claim 11, in order to increase the speed and reliability of the system by utilizing multiple processors as well as to help maintain cache coherency by preventing read-read deadlocks (See Abstract of Deshpande).

Application/Control Number: 09/966,889 Page 15

Art Unit: 2111

Drawings

27. The drawings were received on 30 December 2004. These drawings are acceptable.

Response to Arguments

- 28. Applicant's arguments with respect to Claims 1-19 have been considered but are most in view of the amendment to the scope of the claims.
- 29. In reference to the combination of Poisner and Nunez, the Examiner acknowledges the Applicant's assertion in Paragraph 3 of Page 13 of Applicant's remarks that the Nunez reference does cure the deficiencies of the Poisner reference, with regard to the claimed subject matter.
- 30. In response to Applicant's argument that the references fail to show certain features of Applicant's invention, it is noted that the features upon which Applicant relies (i.e., a unidirectional bus configured to transmit only one signal type of a plurality of signal types that are utilized to process a particular request operation) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Application/Control Number: 09/966,889 Page 16

Art Unit: 2111

31. Applicant has argued that the address and data signals of Nunez cannot be fairly correlated with ordered transactions associated with a request, wherein each of the ordered transactions comprises a unique signal type. The Examiner notes that Nunez teaches the use of an interconnect comprised of buses that are unidirectional and that carry only one unique type of signal, namely, address or data (See Column 8 Lines 1-2) and that a request sent across the interconnect consists of an address signal transaction and a data signal transaction. The unique address signal transaction and unique data signal transaction would inherently be sent in an order, and thus they are ordered transactions. Since order is defined by The American Heritage Dictionary Second College Edition to be "a condition of logical or comprehensible arrangement among the separate elements of a group" (See 'order'), any transaction having a logical or comprehensible arrangement can be considered an ordered transaction.

Conclusion

Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Thomas J. Cleary whose telephone number is 571-272-3624. The examiner can normally be reached on Monday-Thursday (7-3:30), Alt. Fridays (7-2:30).

Art Unit: 2111

Page 17

WARK W.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Mark H. Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TJC

Thomas J. Cleary atent Examiner

Lefthrif 2111